15-Gb/s 50-cm Wireless Link Using a High-Power
Compact III-V 84-GHz Transmitter
I. INTRODUCTION
W ITH the development of modern multimedia technology, there is a great demand for ultrahigh speed wireless communication. The typical application scenarios include wireless local area networks, wireless personal area networks, kiosk downloading, wireless connection in data centers, chip-to-chip interconnects, wireless backhauling, nano cells, and so on. Based on the extrapolation of Edholm's law and future demand analysis, the data rate in the near future is expected to reach about 100 Gb/s [1] - [3] .
For current wireless communication systems operating in the low microwave range, a great challenge consists of the fundamental limitation of the narrow bandwidth, despite efforts to improve spectral efficiency by using advanced modulation schemes and signal processing techniques. Therefore, many candidate technologies for future wireless systems operate in the higher bands where wider bandwidth is available.
The resonant tunneling diode (RTD) is the fastest solidstate device compared with any other traditional electronic devices, such as field-effect or bipolar transistors (MOSFETs, HEMTs, or HBTs) or diode technologies (IMPATT, Gunn, and so on). The fundamental frequency of an RTD oscillator is approaching 2 THz [4] . Recently, high data rate wireless transmission using RTDs has been reported. Asada's group achieved 30 ∼ 34-Gb/s data rates by using direct modulation of the RTD using amplitude shift keying (ASK). The transmitter (Tx) comprised a single 1-μm 2 -sized RTD in a slot antenna. High peak current density is >600 kA/cm 2 , and RTD epitaxial designs were used. The Tx frequency was 490 GHz with 26∼60-μW output power [5] , [6] . Due to the high dielectric constant of the substrate, the radiated power is directed mostly in the substrate and is therefore extracted from the substrate backside through a Si-collimation lens. Earlier, Ohlsson and Wernersson [7] reported 15 Gb/s over 1.5-m wireless link using an RTD-MOSFET wavelet generator. A 62.5-GHz single RTD source with 3.2-mW output power was integrated with a 130-nm III-V MOSFET switch through which the source was modulated. A horn antenna was used in this setup. The group has also employed a dielectric resonator antenna in [8] . This approach is, however, limited to using only ON-OFF keying (OOK) modulation scheme.
In this paper, we propose a high-power (2 mW) W-band double RTD MMIC Tx design. The work reported here is based on our earlier research, which has established a robust mm-wave and terahertz RTD source technology [9] - [12] . The designs feature low phase noise sources [9] and relatively high output powers of around 1, 0.5, and 0.3 mW at W-band, D-band, and J-band, respectively [10] - [12] . A unique feature of the approach is the use of low peak current density, ∼190 kA/cm 2 , epitaxial designs, and therefore large mesa RTD sizes of around 9-25 μm 2 . The device self-capacitance is in the femtofarad range, ∼3 fF/μm 2 , and so requires only a suitably chosen resonating inductance to realize the required frequency.
The Tx reported here was designed for high-speed shortrange wireless communication applications. The modulation scheme employed was ASK. OOK, as a special case of ASK, was also investigated. High data rate of 15 Gb/s with over 50-cm long wireless links was demonstrated. The preliminary results show comparable/better performance than most up to date Si-based CMOS transceiver solutions. In [13] and [14] , for instance, 60-GHz carrier frequencies using 90-nm CMOS are demonstrated using OOK modulation with corresponding 3.3-/10.7-Gb/s data rates over 4-/10-cm ranges. In [15] , 80-/100-GHz transceiver using 65-nm CMOS is demonstrated using ASK modulation at 23 Gb/s over a 1-cm wireless link. In [16] , a 57-/80-GHz transceiver using 40-nm CMOS shows ASK modulated 20 Gb/s over a 5-mm wireless link. This comparison is summarized in Table I . Compared with the standard CMOS techniques, the RTD Tx solution proposed in this paper does not require any power amplifier (PA) or frequency multiplier/synthesizer stage, which greatly reduces the circuit complexity and design costs. In addition, the described approach is applicable at higher frequencies also, as recently demonstrated by the group at 300-GHz targeting real emerging applications such as wireless data centers [17] . Last but not least, the RTD manufacture requires only low-cost photolithography because of the relaxed (μm) device geometry requirements. The proposed Tx is therefore a very promising technique for future low-cost high-speed wireless communication links. This paper is organized as follows. Section II describes the wireless system architecture. Section III introduces the RTD Tx design, including the RTD device technology, the device modeling, and the high-power Tx design. Section IV describes the wireless measurements and results, while Section V provides conclusions of this paper.
II. WIRELESS SYSTEM ARCHITECTURE

A. RTD Device Characteristic and Modulation Scheme
The core layer structure of an RTD device consists of a narrowband gap (E g ) semiconductor material sandwiched between two thin wide bandgap materials. The epilayer is therefore called a double barrier quantum well structure. Electrons can tunnel through these barriers despite having lower self-energy [18] ; therefore, the current-voltage (I -V ) characteristic of an RTD device exhibits a negative differential resistance (NDR), as shown in Fig. 1 . By using this NDR feature, high-frequency RTD oscillators can be designed. The RTD design details are introduced in Section III. Both ASK and OOK modulations are applicable to the RTD Tx depending on the bias position and the amplitude of the data, as shown in Fig. 1 . ASK modulation has been widely used because of the advantages of being a simple, low-cost, and high-bandwidth efficiency technique [19] . OOK as a special case of ASK represents the data modulation by switching ON-OFF the carrier and has been investigated as an alternative scheme. For OOK modulation, the RTD is biased near the peak voltage (V p ) position for the input NRZ data to switch ON-OFF the oscillator, while for ASK modulation, the RTD device is biased in the middle of the NDR region. In contrast of OOK, the data amplitude requirement for ASK is low within the NDR region, as shown in Fig. 1 .
B. Wireless System Architecture
The block diagram of the wireless system is shown in Fig. 2 . The Tx consists of an 84-GHz (fundamental frequency) voltage-controlled RTD oscillator (RTD-VCO) and a WR-10 conical horn antenna. The data are superimposed over dc bias through a bias tee. As output power of RTD-VCO is high in the mW range, no PA is employed in this stage. On the receiver (Rx) side, the identical WR-10 conical horn antenna is used. The signal is demodulated by a Schottky barrier diode (SBD) envelope detector and amplified by a low-noise amplifier (LNA).
C. Link Budget
The measured Tx output power is 3 dBm (2 mW); the antenna gain is 21 dBi (as given by the manufacturer data sheet) and is the same for both Tx and Rx; the total link loss is estimated to be 5 dB from the Tx side and includes the connection loss between the antenna and the oscillator (2 dB), the RF probe insertion loss (2 dB), and the bias tee loss (1 dB). The Rx loss includes the connection, and the cable loss value is assumed to be 2 dB in total. Insertion losses due to impedance mismatching of the antenna and the oscillator output, and miscellaneous losses are not considered in this experiment. For the SBD working in square-law detection region, the required power is in the range of 3-5 μW [20] . Therefore, given the Tx power, the calculated maximum allowable free-space path loss is 63 dB, which corresponds to a distance of around 40 cm at 84 GHz.
III. TRANSMITTER DESIGN
A. Resonant Tunneling Diode Device
The RTD epitaxial layer structure for this paper consists of a 4.5-nm InGaAs quantum well (E g = 0.75 eV) sandwiched between double 1.4-nm AlAs barriers (E g = 2.16 eV). The typical RTD layer structure is shown in Fig. 3 . The spacer layer is 26 nm for both collector and emitter. The inset scanning electron microscope (SEM) micrograph shows the central top contact mesa size of 16 μm 2 . The fabrication process used for the presented devices is fully compatible with low-cost optical lithography. Due to anisotropic wet etching (100 nm/min), the effective device size is estimated to be 12.8 μm 2 for the typical mesa height of 400 nm. The I -V characteristic of the device is shown in Fig. 4 . Due to parasitic bias oscillations, the measured I -V is distorted and shows a plateaulike feature in the NDR region. The peak current density is 187 kA/cm 2 , and the peak-to-valley current ratio is about 2.5. The I -V characteristic was modeled by using a ninth-order polynomial, which shows a good fit with the measurement. It was also modeled with a quasi-physical model in which the numerical constants are determined empirically [21] . Either of these analytical models is easy to use in circuit simulators. The calculated differential conductance (G n ) is also shown in Fig. 4 . The NDR region is between peak voltage V p = 0.9 V and valley voltage V v = 1.7 V, with a minimum value of G n of −42.5 mS.
B. RTD Device Modeling
In order to realize an accurate oscillator circuit design, the RTD small-signal model parameters were investigated. The RTD was represented by its small-signal RLC model, as shown in Fig. 5 .
R s represents the device series resistance, including metal-semiconductor contact resistance and sheet resistance. As the contact layer doping level is high and a chosen small thickness of 40 nm, the sheet resistance is negligible. The metal-semiconductor contact resistance is estimated from transmission line measurements. The measured value R s is 5.2 . −G n represents the negative differential conductance, which is calculated/extracted from both dc and S-parameter measurements. C n denotes the RTD self-capacitance and includes the geometrical capacitance C 0 and quantum capacitance C Q [22] , [23] . C n denoted as a crucial parameter, which determines the oscillator frequency and is defined by (1) in terms of C 0 and C Q . The geometrical capacitance C 0 can be estimated by (2) , where A is the device size, L w , L B , and L D are the width of quantum well, barrier region, and depletion region, respectively, and ε w , ε B , and ε D are the dielectric constant of quantum well, barrier region, and depletion region. The calculated C 0 = 38 fF. The quantum capacitance C Q is estimated by (3) where v C is the electron escape rate which is the reciprocal of the transit time (τ RTD ). It includes transit through quantum well (τ dwell ) and collector depletion region (τ dep ).
C Q was estimated to be 30 fF. The quantum-well inductance L QW can be expressed in terms of electron dwell time (τ dwell ) in quantum well as [22] , [24] 
However, L QW will not limit the oscillator frequency as discussed in [25] . Therefore, L QW is neglected in the analysis. The intrinsic cutoff frequency ( f int ) of the RTD is given by [26] 
τ dep is estimated to be 87 fs for the 26-nm-thick spacer (assuming a drift velocity of 3 × 10 7 cm/s [26] ), while τ dwell is estimated to be 618 fs from quantum capacitance C Q . Therefore, f int is about 378 GHz.
One-port S-parameter measurements were taken in order to extract the capacitance value. The schematic of the measurement setup is shown in Fig. 6(a) . The port input power was carefully chosen to ensure the RTD operated in its linear regime. The VNA output power was set at −33 dBm, which is equivalent to 14-mV peak-peak voltage assuming 50-load impedance. The coplanar waveguide (CPW) feed line with a characteristic impedance Z 0 = 50 and length l = 100 μm was deembedded by using the open-short deembedding method. The parasitic elements introduced by the CPW were represented by its lumped model, as shown in Fig. 6(b) . By subtracting Y-parameter (Y p ) of the open structure and Z-parameter (Z s ) of the short structure from measurement, the RTD capacitor value is derived from the imaginary part of Y 11 . The specific values were extracted at 10 GHz at various bias points [27] . The results are plotted in Fig. 7 . As the device is not stable in NDR, no valid data could be obtained in this region. The extracted C n value is about 40 fF (see Fig. 7 ). This value is consistent with the geometrical capacitance value in the positive differential resistance region.
The impedance of the device Z RTD is presented by (6)
The cutoff frequency is derived by (7) when the real part of Z RTD equals zero
The calculated cutoff frequency of the 16-μm 2 -sized RTD is 325 GHz.
C. Double RTD Oscillator Design and Measurement
Compared with the commonly employed single RTD slot antenna design, whose radiation pattern is measured through a hemispherical Si lens (see [4] , [28] ), the high-power RTD oscillator design proposed here employs two RTDs in parallel with an on-wafer configuration. The schematic circuit diagram of the oscillator is shown in Fig. 8(a) , where R e is the stabilizing resistor to suppress the low-frequency bias oscillations. The bypass capacitor C e is included in order to short the RF signal to ground at the designed oscillation frequency. Inductor L is designed to resonate with the RTDs' self-capacitance in order to determine the oscillating frequency. R L is the load resistance. As two devices are nominally identical, are located next to each other, and are biased simultaneously, they work as an equivalent large single NDR device with double negative differential conductance and capacitance. Fig. 8(b) shows the RF equivalent circuit, where assuming that RTD1 and RTD2 are identical, the total capacitance C * n = 2C n , negative conductance G * n = 2G n , and series resistance R * s = R s /2. The circuit topology is similar to our previous publications [9] - [11] .
The oscillator frequency f o is determined by
where Y is the admittance of the indicated circuit.
In [29] , for a single NDR oscillator, where R s is neglected and G n = (3I /2V ), when G L = G n /2, the maximum power P max = (3/16)V I , where V = 0.8 V is the peak-to-valley voltage difference and I = 16.6 mA is the peak-to-valley current difference. Similarly, for double RTD, when
.0 mW. The RTD technology with low output power limitation can be overcome by optimizing device layer structure to maximize V and I [12] . The calculation is based on the assumption that R s is negligible. When the oscillator frequency is close to the cutoff frequency, the power dissipated by R * s needs to be considered. In this case, it can be shown that [30] 
Equation (10) demonstrates that when R s is taken into consideration, the maximum output power P * max ( f 0 ) becomes a function of f 0 . When the RTD device conductance is −G n = −35.6 mS and the oscillation frequency f o = 84 GHz, the estimated maximum power is about 3.5 mW.
A micrograph of the fabricated circuit is shown in Fig. 9 . Two RTD devices (RTD1 and RTD2) were employed in parallel with the circuit with each device biased individually. R e was realized as a thin film NiCr resistor. The decoupling capacitor C e was fabricated by using a metal-insulator-metal capacitor (C e = 2 pF), with its dielectric layer SiN x deposited by inductively coupled plasma chemical vapor deposition. C b was designed as a dc block capacitor with value C b = 1.5 pF. The CPW structure with a length of l = 42 μm is terminated by C e , as shown in Fig. 9 . From transmission line theory, it is known that the equivalent inductance is given by (11) , where Z 0 = 50 is the CPW characteristic impedance and β is the wavenumber
A test structure was fabricated alongside the oscillator to verify the inductance value. The passive CPW test structure is shown in Fig. 10(a) and is the same design as the one integrated in the oscillator circuit. The inductance value was extracted from S-parameter measurements. As shown in Fig. 10(b) , the calculated value shows fair matching with the measurement. When f 0 = 84 GHz, the extracted inductance value is 12.5 pH, while the model value shows 16.3 pH. The oscillators were measured on-wafer. The schematic and lab measurement setups are shown in Fig. 11(a) and (b) . Since the Keysight E4448A spectrum analyzer is limited to measuring spectra up to 50 GHz, an external W-band mixer Keysight 11970W was used to downconvert the high frequency signal to the measurement range of the E4448A. As the mixer insertion loss is difficult to calibrate in the experiment, the actual power was confirmed by using Erickson PM5 power meter from VDI.
The measurement results including bias-dependent frequency and power are plotted in Fig. 12 . The central frequency is around 84.5 GHz, with a tunable range of about 150 MHz and a measured maximum power of about 2 mW. This is the highest power reported by an RTD oscillator in the W-band range.
Using the measured oscillation frequency, the extracted contact resistance, and the known resonating inductance in equation (8) , the device capacitance of a single RTD can be estimated to be 78 fF. This is slightly higher than that computed from (1), but showing the modeling is fairly accurate.
IV. WIRELESS MEASUREMENTS
A. Measurement Setup and Results
A block diagram of the measurement setup for the wireless experiments is shown in Fig. 13(a) , while the lab measurement setup is shown in Fig 13(b) . The distance between the transmit and receive horn antennas was 50 cm. The 2 15 − 1 pseudorandom binary sequence data from Keysight M8040A are superimposed through bias-T on dc bias of the RTD Tx. The corresponding modulated output is transmitted through the on-wafer RF probe terminated with the horn antenna (Tx). On the Rx side, the data are demodulated by zero bias SBD from VDI. The typical responsivity of SBD is 2 V/mW. The output is amplified by an LNA with 20-GHz bandwidth and 12-dB gain. Eye diagrams of the transmitted data were investigated by 86100C oscilloscope from Keysight Technologies.
1) ASK Modulation:
When the RTD is biased at 1.3 V (88 mA), the best results are obtained when the data amplitude ranges between −200 and 200 mV. From the dc characteristics shown in Fig. 4 , it is known that 1.3 ± 0.2 V still corresponds to the NDR region. The measured 10 and 15 Gb/s eye diagrams are shown in Figs. 14 and 15 . The system's dc power The bit error rate (BER) was also measured using an M8040A BERT from Keysight Technologies. The results are shown in Fig. 16 . Up to 5 Gb/s, the BER is around 1.0 × 10 −6 and 3.6 × 10 −4 for 10 Gb/s and 4.1 × 10 −3 for 15 Gb/s.
An error free BER is expected up to 10 Gb/s by an optimizing measurement setup such as using a high-gain LNA/Antenna.
2) OOK Modulation: When the RTD was biased at 1.10 V (83 mA), with a data amplitude ranging from −450 to 450 mV, we know from Fig. 4 (device I -V characteristics) that 1.1 + 0.45 V is close to the valley voltage (ON state), while 1.1−0.45 V is in the positive resistance region (OFF state), and therefore, the Tx works in the OOK mode. The measured eye diagrams of 10 Gb/s is shown in Fig. 17 . Compared with the ASK modulation, OOK modulation shows worse performance (noisy and high BER) than the ASK modulation.
V. CONCLUSION
A high-power W-band RTD oscillator/Tx is presented in this paper. Up to 15 Gb/s, ASK modulation over a 50-cm wireless link has been demonstrated with correctable BER. The RTD Txs provide a very promising simple, low-cost, compact solution for future ultrafast wireless communication systems. Future work will include the integration of on-chip high-gain antennas for very short range (cm ranges) applications such as kiosk downloading or the implementation of substratein-waveguide technology for longer range (tens of meters) applications such as wireless links in data centers. Clearly, the use of higher modulation schemes, such as QAM, would enable higher data rates and so will be assessed. Also, more work on the modeling of the device is required.
